QDI asynchronous circuits for low power applications: a comparative study in technology FD-SOI 28 nm

نویسندگان

  • Thiago Ferreira de Paiva Leite
  • Rodrigo Possamai Bastos
  • Laurent Fesquet
چکیده

P ower consumption is becoming a critical concern in nowadays digital circuits’ design, especially for battery powered portable applications. In this context, asynchronous circuits represent one of the possible solutions for addressing power consumption issues, they can operate correctly at extremely low power supplies and are conceptually robust to PVT variation. This paper evaluates the power efficiency of a synchronous and QDI asynchronous 8-bit Arithmetic Logic Unit in FD-SOI 28nm technology. Results show that the asynchronous architecture presents a better power consumption per throughput unit relation and has maximum power efficiency at lower power supply level if compared to its synchronous counterpart.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Review of SOI Technology and its Applications

Substrate engineering [1] has enabled the industry to overcome many of the limitations encountered by traditional scaling. As a result, device architecture and engineered substrates have become strongly coupled, a coupling that is growing stronger as the IC industry moves to the 32 nm technology node and beyond. Substrate engineering started in earnest with the industry transition to SOI wafers...

متن کامل

Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power

This paper presents an ultra-low power circuit design methodology which combines the MultiThreshold CMOS (MTCMOS) technique with quasi delay-insensitive (QDI) asynchronous logic, in order to solve the three major problems of synchronous MTCMOS circuits: (1) Sleep signal generation, (2) storage element data loss during sleep mode, and (3) sleep transistor sizing. In contrast to most power reduct...

متن کامل

Low voltage logic circuits exploiting gate level dynamic body biasing in 28nm UTBB FD-SOI

In this paper, the recently proposed gate level body bias (GLBB) technique is evaluated for low voltage logic design in state-of-the-art 28 nm ultra-thin body and box (UTBB) fully-depleted silicon-oninsulator (FD-SOI) technology. The inherent benefits of the low-granularity body-bias control, provided by the GLBB approach, are emphasized by the efficiency of forward body bias (FBB) in the FD-SO...

متن کامل

Exploiting reliable features of asynchronous circuits for designing low-voltage components in FD-SOI technology

Article history: Received 1 July 2015 Received in revised form 7 July 2015 Accepted 8 July 2015 Available online xxxx

متن کامل

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process

Abstract- A novel low-voltage two-stage operational amplifier employing resistive biasing is presented. This amplifier implements neutralization and correction common mode stability in second stage while employs capacitive dc level shifter and coupling between two stages. The structure reduces the power consumption and increases output voltage swing. The compensation is performed by simple mill...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016